POWER-EFFICIENT CONFIGURATION CACHE STRUCTURE FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURE
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Yoonjin | - |
dc.date.available | 2021-02-22T12:16:42Z | - |
dc.date.issued | 2013-03 | - |
dc.identifier.issn | 0218-1266 | - |
dc.identifier.issn | 1793-6454 | - |
dc.identifier.uri | https://scholarworks.sookmyung.ac.kr/handle/2020.sw.sookmyung/11330 | - |
dc.description.abstract | Coarse-grained reconfigurable architectures (CGRA) require many processing elements (PEs) and a configuration memory unit (configuration cache) for reconfiguration of its PE array. Although this structure is meant for high performance and exibility, it consumes significant power. Specially, power consumption by configuration cache is explicit overhead compared to other types of IP cores. Reducing power in configuration cache is very crucial for CGRA to be more competitive and reliable processing core in embedded systems. In this paper, I propose a power-efficient configuration cache structure based on two design schemes - one is a reusable context pipelining (RCP) architecture to reduce power-overhead caused by reconfiguration and another is a dynamic context management strategy for power saving in configuration cache. This power-efficient approach works without degrading the performance and exibility of CGRA. Experimental results show that the proposed approach saves 56.50%/86.84% of the average power in write/read-operation of configuration cache compared to the previous design. | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | WORLD SCIENTIFIC PUBL CO PTE LTD | - |
dc.title | POWER-EFFICIENT CONFIGURATION CACHE STRUCTURE FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURE | - |
dc.type | Article | - |
dc.publisher.location | 싱가폴 | - |
dc.identifier.doi | 10.1142/S0218126613500011 | - |
dc.identifier.scopusid | 2-s2.0-84874035411 | - |
dc.identifier.wosid | 000316911700001 | - |
dc.identifier.bibliographicCitation | JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.22, no.3 | - |
dc.citation.title | JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | - |
dc.citation.volume | 22 | - |
dc.citation.number | 3 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | System-on-chip (SoC) | - |
dc.subject.keywordAuthor | embedded systems | - |
dc.subject.keywordAuthor | digital signal processing | - |
dc.subject.keywordAuthor | coarse-grained reconfigurable architecture (CGRA) | - |
dc.subject.keywordAuthor | configuration cache | - |
dc.subject.keywordAuthor | context word | - |
dc.identifier.url | https://www.worldscientific.com/doi/abs/10.1142/S0218126613500011 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Sookmyung Women's University. Cheongpa-ro 47-gil 100 (Cheongpa-dong 2ga), Yongsan-gu, Seoul, 04310, Korea02-710-9127
Copyright©Sookmyung Women's University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.