2-Phase 3-Level ETSM With Mismatch-Free Duty Cycles Achieving 88.6% Peak Efficiency for a 20-MHz LTE RF Power Amplifier
- Authors
- Gwon, Hui-Dong; Bang, Jun-Suk; Yoon, Kye-Seok; Park, Se-Hong; Park, Sang-Hui; Jung, Min-Yong; Lee, Sang-Han; Kim, Min-Woo; Hong, Sung-Wan; Cho, Gyu-Hyeong
- Issue Date
- Apr-2018
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- 2-phase 3-level (2P3L) architecture; duty-cycle calibrator (DCC); envelope tracking supply modulator (ETSM); mismatch-free duty cycles; time-division multiplexing comparator (TDMC)
- Citation
- IEEE TRANSACTIONS ON POWER ELECTRONICS, v.33, no.4, pp 2815 - 2819
- Pages
- 5
- Journal Title
- IEEE TRANSACTIONS ON POWER ELECTRONICS
- Volume
- 33
- Number
- 4
- Start Page
- 2815
- End Page
- 2819
- URI
- https://scholarworks.sookmyung.ac.kr/handle/2020.sw.sookmyung/4586
- DOI
- 10.1109/TPEL.2017.2754651
- ISSN
- 0885-8993
1941-0107
- Abstract
- This letter presents a 2-phase 3-level (2P3L) envelope tracking supply modulator (ETSM) for a long-term evolution 20 MHz (LTE20) radio frequency power amplifier as a solution for the ET system. This 2P3L ETSM that is composed of only switching converters achieves high efficiency, fast transient response, and a small output current ripple. To properly operate the proposed 2P3L ETSM, 4 pulse width modulatiop (PWM) signals with a 90 degrees phase shift from each PWM signal are required without any mismatch between duty cycles. To remove the mismatch, a time-division multiplexing comparator and a duty-cycle calibrator are proposed. Thanks to the proposed techniques, the proposed ETSM fabricated in 0.18-mu m CMOS achieved the highest peak dynamic efficiency of 88.6% with an LTE20 signal, which is superior to the state-of-the-art systems.
- Files in This Item
-
Go to Link
- Appears in
Collections - ICT융합공학부 > 전자공학전공 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.