Extending SSD Lifespan with Comprehensive Non-Volatile Memory-Based Write Buffers
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Fan, Ziqi | - |
dc.contributor.author | Park, Dongchul | - |
dc.date.accessioned | 2022-04-19T09:31:10Z | - |
dc.date.available | 2022-04-19T09:31:10Z | - |
dc.date.issued | 2019-01 | - |
dc.identifier.issn | 1000-9000 | - |
dc.identifier.issn | 1860-4749 | - |
dc.identifier.uri | https://scholarworks.sookmyung.ac.kr/handle/2020.sw.sookmyung/146898 | - |
dc.description.abstract | New non-volatile memory (NVM) technologies are expected to replace main memory DRAM (dynamic random access memory) in the near future. NAND flash technological breakthroughs have enabled wide adoption of solid state drives (SSDs) in storage systems. However, flash-based SSDs, by nature, cannot avoid low endurance problems because each cell only allows a limited number of erasures. This can give rise to critical SSD reliability issues. Since many SSD write operations eventually cause many SSD erase operations, reducing SSD write traffic plays a crucial role in SSD reliability. This paper proposes two NVM-based buffer cache policies which can work together in different layers to maximally reduce SSD write traffic: a main memory buffer cache design named Hierarchical Adaptive Replacement Cache (H-ARC) and an internal SSD write buffer design named Write Traffic Reduction Buffer (WRB). H-ARC considers four factors (dirty, clean, recency, and frequency) to reduce write traffic and improve cache hit ratios in the host. WRB reduces block erasures and write traffic further inside an SSD by effectively exploiting temporal and spatial localities. These two comprehensive schemes significantly reduce total SSD write traffic at each different layer (i.e., host and SSD) by up to 3x. Consequently, they help extend SSD lifespan | - |
dc.format.extent | 20 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | SCIENCE PRESS | - |
dc.title | Extending SSD Lifespan with Comprehensive Non-Volatile Memory-Based Write Buffers | - |
dc.type | Article | - |
dc.publisher.location | 중국 | - |
dc.identifier.doi | 10.1007/s11390-019-1902-3 | - |
dc.identifier.scopusid | 2-s2.0-85060681125 | - |
dc.identifier.wosid | 000456791500009 | - |
dc.identifier.bibliographicCitation | JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, v.34, no.1, pp 113 - 132 | - |
dc.citation.title | JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY | - |
dc.citation.volume | 34 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 113 | - |
dc.citation.endPage | 132 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.identifier.url | https://link.springer.com/article/10.1007/s11390-019-1902-3 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Sookmyung Women's University. Cheongpa-ro 47-gil 100 (Cheongpa-dong 2ga), Yongsan-gu, Seoul, 04310, Korea02-710-9127
Copyright©Sookmyung Women's University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.