Cache conscious trees: How do they perform on contemporary commodity microprocessors?

Abstract

Some index structures have been redesigned to minimize the cache misses and improve their CPU cache performances. The Cache Sensitive B+Tree and recently developed Cache Sensitive T-Tree are the most well-known cache conscious index structures. Their performance evaluations, however, were made in single core CPU machines. Nowadays even the desktop computers are equipped with multi-core CPU processors. In this paper, we present an experimental performance study to show how cache conscious trees perform on different types of CPU processors that are available in the market these days. © Springer-Verlag Berlin Heidelberg 2007.