Reconfigurable hardware architecture for faster descriptor extraction in SURF
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Y. | - |
dc.contributor.author | Jung, H. | - |
dc.date.available | 2021-02-22T09:46:12Z | - |
dc.date.issued | 2018-02 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.issn | 1350-911X | - |
dc.identifier.uri | https://scholarworks.sookmyung.ac.kr/handle/2020.sw.sookmyung/4719 | - |
dc.description.abstract | Speeded up robust features (SURFs) are considered to be the most efficient feature extraction algorithm and it has been implemented in powerful hardware for real-time operation due to its characteristics of data-intensive computation of high complexity. Especially, the computational load of the descriptor extraction procedure is very significant and the overall performance of SURF can be improved by speeding up the descriptor extraction step with increasing parallel hardware accelerators. However, simply increasing the hardware accelerators is burdensome because of causing significant area and power consumption. Therefore, a reconfigurable hardware architecture is proposed that enables achieving the maximum performance of the descriptor extraction step with making the best use of the existing accelerators without any additional ones. Experimental results show that the proposed architecture improves the performance of the descriptor extraction step by 24.77-47.45% with negligible area overheads when compared with the existing hardware implementations of the SURF algorithm. | - |
dc.format.extent | 3 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Reconfigurable hardware architecture for faster descriptor extraction in SURF | - |
dc.type | Article | - |
dc.publisher.location | 영국 | - |
dc.identifier.doi | 10.1049/el.2017.3133 | - |
dc.identifier.scopusid | 2-s2.0-85042527205 | - |
dc.identifier.wosid | 000425765100016 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.54, no.4, pp 210 - 212 | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 54 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 210 | - |
dc.citation.endPage | 212 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | real-time systems | - |
dc.subject.keywordAuthor | feature extraction | - |
dc.subject.keywordAuthor | reconfigurable architectures | - |
dc.subject.keywordAuthor | reconfigurable hardware architecture | - |
dc.subject.keywordAuthor | descriptor extraction procedure | - |
dc.subject.keywordAuthor | speeded up robust features | - |
dc.subject.keywordAuthor | feature extraction algorithm | - |
dc.subject.keywordAuthor | real-time operation | - |
dc.subject.keywordAuthor | data-intensive computation | - |
dc.subject.keywordAuthor | computational load | - |
dc.subject.keywordAuthor | parallel hardware accelerators | - |
dc.subject.keywordAuthor | SURF algorithm | - |
dc.identifier.url | https://digital-library.theiet.org/content/journals/10.1049/el.2017.3133 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Sookmyung Women's University. Cheongpa-ro 47-gil 100 (Cheongpa-dong 2ga), Yongsan-gu, Seoul, 04310, Korea02-710-9127
Copyright©Sookmyung Women's University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.